Top Stories


Study shows 70 percent of home IoT devices vulnerable to attack
Intel Acquisition of Altera: the Worth of Rumors
High-End Graphics have a Travel Itinerary: Conversation with Peter McGuinness, Imagination Technologies
Plenty of Room for Innovation: Interview with AMD's Raghu Rao

News, Analysis & Features

Featured Blogs

Recommended Technology Papers

  • Parasoft Embedded Testing Starter Kit

    Static code analysis, runtime memory monitoring, unit testing, and flow analysis are all valuable techniques for finding bugs in embedded C-based software. On its own, each technique can help you find specific types of errors. Applying just one technique or applying the techniques in isolation, however, may allow bugs to slip through the cracks. The safest, most effective strategy is to apply all of these complementary techniques as part of a complete process. This establishes a bulletproof framework that helps you detect bugs that can evade specific techniques, while preventing future defects in your application. By applying a defect prevention strategy based on several quality activities, you create an environment for eliminating critical and difficult-to-detect functional problems.

  • Classification of Objects from Video Streams

    Imagine a world in which brilliant machines “understand” what’s around them – and communicate that understanding to other brilliant machines, making each of them collectively smarter. Today’s technology innovations are driving the object classification algorithms of tomorrow’s brilliant machines. This paper illustrates how the edge nodes of the network can interact with a variety of real world sensors then apply the “collective learning”, such that the experience of an individual machine contributes to the learning of the whole.

  • DDS: the Right Middleware for the Industrial Internet of Things?

    Introducing a networking protocol DDS. Serving as the connectivity platform for real-world Industrial Internet of Things applications in medicine, transportation, energy, SCADA and

  • On-chip Networks Optimize Shared Memory for Multicore SoCs

    Performance of multicore SoCs is often dominated by external DRAM access, particularly in digital consumer devices running high quality video and graphics applications. Increasing core counts and newer DRAMs make the problems much more difficult. This article covers optimization of the on-chip network and memory system to achieve the required system throughput.

EECatalog on Facebook

Find Solutions for Your Project