Chip Design Resource Center

Top Stories and News

From the Blogosphere

  • Programming as Writing as Programming

    In my writing studio recently, a grad student spoke about finding motivation to return from coding to writing his dissertation.  My colleague opined that he while he certainly could write for long stretches, (as it turns out, he write beautifully), that before long, the time to code would come again.  He’d drop...

  • "China's 5-Year Plan Revealed"

    China is catching up to the developed countries of the world by leaps and bounds. Qualcomm tried to beat them and was beaten down itself by the Chinese government. Intel decided to join them, but risks loosing its intellect property (IP) to Chinese companies with impunity from their government. China's 5-Year Plan is working...

  • Synopsys combines cell-aware, slack-based test to find transient defects, adds eFlash support

    Two approaches to greater reliability revealed in Synopsys ATPG and DesignWare updates...

  • Blog Post: JESD204B: Understanding subclasses (part 1)

    In this blog, I’ll look at a key feature of the JESD204B standard that defines a method to achieve deterministic latency for each link and subsequently multi-device synchronization.  Some applications, such as synchronous sampling, multi-channel phase arrays and gain control loops, are sensitive to latency,...

Featured Articles

Featured Products

  • Mixel’s MIPI M-PHY

    Organizations: GSA, MIPI Alliance The MXL-M-PHY-MIPI is a high-frequency low-power, low-cost, Physical Layer IP compliant with the MIPI® Alliance Specification for M-PHY®. The

  • IDesignSpec™

    IDesignSpec™ is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automatically generate

  • Expert SystemVerilog and UVM Training Services

    Founded in 1992, Sutherland HDL has trained thousands of engineers throughout the world on Verilog, SystemVerilog, SVA and UVM. WORKSHOP HIGHLIGHTS Verilog and SystemVerilog

  • VTRAN Vector Translation Tool

    With nearly 25 years of field-proven success, VTRAN™ offers the most cost-effective, full-feature solution to creating EDA and ATE test programs from simulation and ATPG vectors.

  • IDesignSpec™

    IDesignSpec™is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automatically generate

  • Meridian CDC

    Meridian CDC is the fastest, highest capacity and most precise clock domain crossing (CDC) solution in the market. It performs comprehensive structural and functional analysis to ensure

  • DDR 4/3 PHY

    Organizations: GSA The TCI DDR 4/3 PHY is a high-performance, scalable system using a radically new architecture that continuously and automatically adjusts each pin individually,