Chip Design Resource Center

Community

  • DM365 Digital Media System-on-Chip On-Ramp Technical Session

    Avnet Electronics Marketing introduced an On-Ramp Technical Session that features the TMS320DM365 DaVinci video system-on-chip (SoC) from Texas Instruments (TI). The TI TMS320DM365 DaVinci is a single-chip ARM processor capable of capturing, encoding, decoding and displaying high definition (HD) video. The DM365 DaVinci...

    EDA Blog

  • Lifetime and reliability in high-brightness LEDs, and why SoC designers should care

    One of the wonderful things about this job is the chance to sit in on papers unrelated to my beat. The subject of this posting, a paper at EDN's De......

    Practical Chip Design

  • Opal Kelly Experts Program

    Opal Kelly introduced the Opal Kelly Experts Program. The program features expert consultants to augment in-house expertise and bandwidth for completing FPGA and FrontPanel-based development. The consultants in the Opal Kelly Expert Program have been selected for their expertise in HDL, FPGA, and software design. The founding...

    FPGA Blog

  • Architectural Error Example

    Again sorry for the long break in writing, wish I could  write at least one post per week, Recently based on some silicon debugging, we realized verification did not cover some aspect of the power down function that lead to chip failure. Later realized that, this is  being mentioned some where in VMM LP manual,...

    Magic Blue Smoke
    • more...

Featured Articles

more articles

Featured Products

  • Sourcery G++

    Supported TI Processors:OMAP35x, Stellaris MCUs , DM646x, DM644x, DM355 Sourcery G++™ professional C/C++ development tools from CodeSourcery offer high value

  • Mixel’s SerDes Technology

    Mixel is a leading provider of silicon-proven mixed-signal IP that covers a wide range of applications, technologies and processes. Mixel has a full portfolio of highly programmable

  • PLL and DLL Hard Macros

    True Circuits’ complete family of standardized, silicon-proven, low-jitter PLL and DLL hard macros spans nearly all performance points and features typically requested by ASIC, FPGA

  • Affordable and High Quality US-based ASIC/FPGA Design Services

    SiliconXpress is a fabless chip provider, with offices in Santa Clara, CA and Lubbock, TX. We offer one-stop design, fabrication, and test/packaging services for our Mil/Aero and commercial

  • Synopsys FPGA Implementation Platform

    Organizations: EDAC, SPIRIT The Synplicity Business Group of Synopsys leverages its many years of experience to deliver a high-quality, high-performance, easy to use and technology-independent

  • T-Spice - Analog Simulation Tools

    T-Spice is a complete design capture and simulation solution that provides accuracy and convergence with market-proven reliability. To transform your ideas into designs, you must be

  • Synopsys FPGA Implementation Platform

    Organizations: EDAC, SPIRIT The Synplicity Business Group of Synopsys leverages its many years of experience to deliver a high-quality, high-performance, easy to use and technology-independent

  • Confirma Rapid Prototyping Plus

    Organizations: EDAC, SPIRIT The success of today’s ASIC and SoC projects depends to a large degree on the verification methodologies used. Because of the increase in design

  • EVI - Calibre® Integration

    Seamless Integration of Sign-off Verification Tools External Verification Interface (EVI) provides an interface for users of Mentor Graphics’ Calibre® tool suite, to use L-Edit

  • HiPer Verify - Physical Verification Tools

    HiPer Verify™ is a comprehensive yet affordable solution for analog/mixed-signal IC design rule checking (DRC) and hierarchical netlist extraction on the Windows® and Linux®

more datasheets

Chip Design Datasheet Directory