Chip Design Resource Center

Top Stories and News

From the Blogosphere

  • Blog Post: DIY with TI: TIer wakes up to robotic, moving alarm clock (with a cymbal-holding monkey on top!)

    Like many college kids, Zahid Haq overslept a few times when he was a student at the University of Texas at Austin (UT). What Zahid needed was a reliable, noisy alarm clock that could really get his attention. Now working as a Bluetooth applications engineer at TI, the 24-year-old still has a little trouble getting up...

  • DVCon Goes Global!

    The ever popular Accellera Design & Verification Conference held annually in Silicon Valley is going global.  Accellera System Initiative has expanded many of its SystemC user group events to be more inclusive of other Accellera and IEEE standards.  In doing so, the local organizers of these events have moved to adopt...

  • Math for Nothing and Refactoring for Free

    With all the requests by scientists and the government for money lately, here, finally, is something you can get from the government… for free.  Yes, that’s right, applicable scientific and engineering tools that are the result of NSF funding that your taxes paid for and that you can actually use… today…...

  • #CLOUD: "Build Your Own System-on-Chip (SoC) in the Clouds"

    System-on-Chip (SoC) building can now be learned by any academic, giving them access to EDA tools and the training they need t use them from a special cloud server: R. Colin Johnson @NextGenLogCloud-based virtual machines provide the EDA tools, design databases, intellectual property, workflows, and more to universities...

Featured Articles

Featured Products

  • Mixel’s MIPI M-PHY

    Organizations: GSA, MIPI Alliance The MXL-M-PHY-MIPI is a high-frequency low-power, low-cost, Physical Layer IP compliant with the MIPI® Alliance Specification for M-PHY®. The

  • IDesignSpec™

    IDesignSpec™ is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automatically generate

  • Expert SystemVerilog and UVM Training Services

    Founded in 1992, Sutherland HDL has trained thousands of engineers throughout the world on Verilog, SystemVerilog, SVA and UVM. WORKSHOP HIGHLIGHTS Verilog and SystemVerilog

  • VTRAN Vector Translation Tool

    With nearly 25 years of field-proven success, VTRAN™ offers the most cost-effective, full-feature solution to creating EDA and ATE test programs from simulation and ATPG vectors.

  • IDesignSpec™

    IDesignSpec™is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automatically generate

  • Meridian CDC

    Meridian CDC is the fastest, highest capacity and most precise clock domain crossing (CDC) solution in the market. It performs comprehensive structural and functional analysis to ensure

  • DDR 4/3 PHY

    Organizations: GSA The TCI DDR 4/3 PHY is a high-performance, scalable system using a radically new architecture that continuously and automatically adjusts each pin individually,