Chip Design Resource Center

Top Stories and News

From the Blogosphere

  • IoT mixed signal design: keep everything in the green

    ARM and Cadence have teamed up to show how system-level and implementation-level representations of a mixed-signal design can be linked together and kept in sync as the project progresses....

  • VCS AMS joint webinar with Synopsys, ST and ARM : latest insights on advanced mixed-signal verification

    Happy Tuesday, I hope you all had a relaxing labor day weekend. To start fall successfully :), we are releasing a joint webinar on VCS AMS with STMicroelectronics and ARM as guest speakers on Wednesday, September 3rd, at 10am PST. You can register using the following link: https://event.on24.com/eventRegistration/prereg/register.jsp?eventid=835188&sessionid=1&key=49E9EAD925903BE7E00F6FC438EF651C...

  • Listening to Meteors

    The View from the Front Yard 3:30 AM, August 30, 2014 Texas A&M, hot on the heels of their newfound football success has upgraded Kyle Field, their legendary football stadium where undergrads aren’t allowed to sit.  They’re allowed into the stadium mind you, it’s just considered poor form to sit....

  • WCF web host

    HiI am new in WCF and i am working on a desktop application in which i want to get data from my database on webserver where my domain is hosted. To connect to my database i must whitelist my ip, i want to get data from anywhere with any IP ......

Featured Articles

Featured Products

  • Mixel’s MIPI M-PHY

    Organizations: GSA, MIPI Alliance The MXL-M-PHY-MIPI is a high-frequency low-power, low-cost, Physical Layer IP compliant with the MIPI® Alliance Specification for M-PHY®. The

  • IDesignSpec™

    IDesignSpec™ is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automatically generate

  • Expert SystemVerilog and UVM Training Services

    Founded in 1992, Sutherland HDL has trained thousands of engineers throughout the world on Verilog, SystemVerilog, SVA and UVM. WORKSHOP HIGHLIGHTS Verilog and SystemVerilog

  • VTRAN Vector Translation Tool

    With nearly 25 years of field-proven success, VTRAN™ offers the most cost-effective, full-feature solution to creating EDA and ATE test programs from simulation and ATPG vectors.

  • IDesignSpec™

    IDesignSpec™is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automatically generate

  • Meridian CDC

    Meridian CDC is the fastest, highest capacity and most precise clock domain crossing (CDC) solution in the market. It performs comprehensive structural and functional analysis to ensure

  • DDR 4/3 PHY

    Organizations: GSA The TCI DDR 4/3 PHY is a high-performance, scalable system using a radically new architecture that continuously and automatically adjusts each pin individually,