Chip Design Resource Center

Top Stories and News

From the Blogosphere

  • Guest Post: Digital Fingerprinting—Do You Know Who You’re Doing Business With?

    The following is a guest post by Frank Stornello of Verifi. Online fraudsters benefit from the anonymity of a virtual medium. They can invent and reinvent who they are on any given day. And they do. They can change email addresses or IP addresses in just a few clicks. But it’s a little more expensive […]...

  • send and receive data from a timekeeper

    I want to learn timekeeping software how to retrieve employee information and time timekeeper I'm starting to connect using TCP / IP and trying to figure out how to send and receive data if anyone has found out about this field, can send a code example desire to help thanks ......

  • Mentor’s now scales Xpedition’s multi-board PCB capabilities

    The latest update to Mentor's market-leading PCB design suite aims to unify system definitions across multiple tools to reduce errors....

  • Call for Papers Now Open – CDNLive Silicon Valley

    CDNLive Silicon Valley (March 10-11, 2015, Santa Clara Convention Center) provides an excellent opportunity to share your experiences and insights on key technical and industry issues.  And it’s not just about Cadence tools.  We’re hosting a track on IP and, if we get enough papers, we'll expand...

Featured Articles

Featured Products

  • Mixel’s MIPI M-PHY

    Organizations: GSA, MIPI Alliance The MXL-M-PHY-MIPI is a high-frequency low-power, low-cost, Physical Layer IP compliant with the MIPI® Alliance Specification for M-PHY®. The

  • IDesignSpec™

    IDesignSpec™ is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automatically generate

  • Expert SystemVerilog and UVM Training Services

    Founded in 1992, Sutherland HDL has trained thousands of engineers throughout the world on Verilog, SystemVerilog, SVA and UVM. WORKSHOP HIGHLIGHTS Verilog and SystemVerilog

  • VTRAN Vector Translation Tool

    With nearly 25 years of field-proven success, VTRAN™ offers the most cost-effective, full-feature solution to creating EDA and ATE test programs from simulation and ATPG vectors.

  • IDesignSpec™

    IDesignSpec™is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automatically generate

  • Meridian CDC

    Meridian CDC is the fastest, highest capacity and most precise clock domain crossing (CDC) solution in the market. It performs comprehensive structural and functional analysis to ensure

  • DDR 4/3 PHY

    Organizations: GSA The TCI DDR 4/3 PHY is a high-performance, scalable system using a radically new architecture that continuously and automatically adjusts each pin individually,