Cut DSP Development Time – Get High Performance From C, No Assembly Required

Designers are asking their DSP cores to do more and more of the heavy workloads required for highly complex algorithms for filtering, FFT, MIMO, and other signal processing intensive applications. To get high performance from a conventional DSP core, developers have traditionally used assembly code programming, which is time consuming and difficult to debug.



Before you download the white paper, please sign our guest book

Please register or log in to view this white paper

Login

If you've already created an account with us, please login here



Lost your password?

Register

User Information




Contact Information

Tensilica

3255-6 Scott Blvd.
Santa Clara, CA, 95054
USA

tele: 408.986.8000
fax: 408.986.8919
sales@tensilica.com
www.tensilica.com