The What, Why, and How of Customizable Dataplane Processors (DPUs)

Designers have long understood how to use a single processor for the control functions in a SOC design. However, there are a lot of data-intensive functions that control processors cannot handle. That’s why designers design RTL blocks for these functions. However, RTL blocks take a long time to design and even longer to verify, and they are not programmable to handle multiple standard or designs.



Before you download the white paper, please sign our guest book

Please register or log in to view this white paper

Login

If you've already created an account with us, please login here



Lost your password?

Register

User Information




Contact Information

Tensilica

3255-6 Scott Blvd.
Santa Clara, CA, 95054
USA

tele: 408.986.8000
fax: 408.986.8919
sales@tensilica.com
www.tensilica.com