Aldec at DAC 2012: 10 Face-to-Face Sessions

Design Automation Conference 2012

HENDERSON, Nev.–(BUSINESS WIRE)–Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification solutions, will bring its top engineers to meet one-on-one with attendees at the industry’s annual Design Automation Conference (DAC). This year, DAC runs June 3-7, 2012 at the Moscone Center in San Francisco, California.

Aldec offers convenient pre-registration for Technical Sessions: Registrations confirmed to date indicate the top trending Aldec sessions at DAC are:






Simulation on the Cloud: Unlimited Possibilities






Aldec has enabled running RTL and Timing simulation on the secured cloud, providing access to a virtually unlimited number of high performance servers.












UVM in Aldec Tools: Verification and Debugging






Aldec’s support of the latest UVM library, graphical debugging features to help designers find and fix issues more efficiently, and exciting future enhancements coming later this year.












High-Level VHDL Verification Doing Well with Help of New OS-VVM Community






Aldec, an early OS-VVM supporter, is hosting an open OS-VVM User Group Meeting on Monday, June 4, 2012 at 2:00pm in Booth #2126.


















Achieve 10+ MHz Emulation of 100 Million ASIC Gates with True RTL Debugging; Hardware and Software design teams can also now Use Virtual Platforms with Transaction Level Emulation.












Other popular Aldec sessions include:






Requirements-based FPGA Testing Method for DO-254






Early Validation of Custom IP for Zynq-based Designs






Interoperable IP Encryption (P1735): Safe and Smooth Multi-vendor Encryption Flow






A Highly Productive, Integrated Analog Mixed-Signal (A/MS) Solution from Tanner EDA






Ask Aldec (Questions, Updates, Roadmaps)

Register today to attend a free Technical Session from Aldec at DAC 2012 – Booth #2126.

About Aldec

Aldec, Inc., headquartered in Henderson, Nevada, is a global industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions.

About DAC

The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions.

Contact Information

Aldec, Inc.

2260 Corporate Circle
Henderson, NV, 89074

tele: 702-990-4400
fax: 702-990-4414

Share and Enjoy:
  • Digg
  • Sphinn
  • Facebook
  • Mixx
  • Google
  • TwitThis
Extension Media websites place cookies on your device to give you the best user experience. By using our websites, you agree to placement of these cookies and to our Privacy Policy. Please click here to accept.