Taking full advantage of the performances of the 7 Series FPGAs can be done by using the high speed memory controller from Barco Silex, which has been reworked to achieve the highest frequency and efficiency.
Kintex 7 FPGA family: High Performance DDR3 memory throughput achieved by optimization of the memory controller
EECatalog Tech Videos
Featured White Papers
Many aspects of a PCB’s performance are determined during detailed design. Thermal issues with the PCB design are largely ‘locked in’ during the component (i.e. chip package)
Recently, physics-based reliability prediction has related electronic assembly failure rates to the rate and magnitude of temperature change over an operational cycle, both of which are influenced by steady-state operating temperature. Whether the intention is to increase reliability, or improve performance, accurate prediction of component temperatures helps meet design goals.
A natural focus when designing electronics products are, well the electronics. The electronics itself however, needs to work within some kind of enclosure, and must be designed with the enclosure in mind. Cooling is a system issue, which is why we advocate a top-down approach, starting at the enclosure level.
Data center power load (and therefore heat dissipation) footprints continue to rise in response to growing demand for information storage and transfer. Cooling constitutes a major cost in the operation of a data center which has led to increased focus on minimizing energy use in data centers.
Reduce Metastability by Using a User Grey Cell™ Methodology for IP and FPGA Clock Domain Crossing Analysis
This paper introduces a novel technique for Intellectual Property (IP) and FPGA clock domain crossing (CDC) analysis using Blue Pearl’s User Grey Cell™ methodology rather than the traditional Black Box methodology.
ASIC and & FPGAs have many false paths that implementation tools attempt to optimize to make timing goals. Adding false path constraints frees up the synthesis tool to work only on necessary paths. Blue Pearl automates false path generation that can be run after design changes
Packet processor design teams face increasingly difficult challenges as they seek to provide their network equipment manufacturers with state-of-the-art devices. The interrelated system-level trade-offs include performance, pin count, and area, and are all ultimately limited by power consumption considerations. To successfully compete, network chip vendors must consider end-to-end solutions for system architects and developers. In turn, as OEMs introduce multi-terabit systems, they must aggregate multiple 100 Gbps ports on each line card or risk falling behind the performance curve.
Shanghai September 11-12, 2014
Las Vegas, NV September 2-15, 2014
San Jose, CA September 30, 2014
Santa Clara, CA Oct 1-3, 2014
Munich, Germany October 14-15, 2014
Congress Center Düsseldorf October 20-21 2014
Seattle, Washington October 21-23, 2014
EECatalog Tech Videos
Cristian Amitroaie, CEO of Amiq, talks with John Blyler about Specador, a automated HTML documentation tool for chip design and verification engineers. This tool generates meaningful documentation even from poorly documented source code, as it actually compiles the code and can generate cross-link class inheritance trees, design hierarchies, and diagrams. The need for this functionality lead to an interesting discussion about the software programming process and why programmers rarely document their own work.
Intellitech's CEO CJ Clark explains why the latest JTAG update brings much needed capabilities to IP providers and IC developers alike.
Motion sensing applications with mm wave technology at Imec is the topic of this interview between Liesbet Van der Perre, Imec Program Director of Wireless Communication, and John Blyler, VP and CCO at Extension Media.
Wally Rhines, Chairman and CEO of Mentor Graphics, talks about Moore's Law in light of the Learning Curve; 28nm as the golden node; critical need for IoT innovations; and why systems engineering often fails.
In our third interview at the Design Automation Conference in Austin, Texas, John Blyler of Chip Design Magazine talks with Dennis Bibeau of Infotech about the importance of collaboration across all disciplines in achieving innovative chip design.
Chip Design's John Blyler interviews Cristian Amitroaie, CEO of AMIQ (http://www.amiq.ro) on the importance of code integration and the Eclipse platform At the Design Automation Conference in Austin, Texas.
In our first interview at the Design Automation Conference in Austin, Texas, John Blyler talks with Zhihong Lu of Proplus (http://www.proplussolutions.com/en/contact/) about the problems and potential of innovation in chip design through statistical analysis.