High-Performance Analog and RF Circuit Simulation

The research group led by Professor Peter Kinget at the Columbia University Integrated Systems Laboratory (CISL) focuses on cutting edge analog and RF circuit design using digital nanoscale CMOS processes. Key challenges in the design of these circuits include block-level characterization and full-circuit verification. This paper highlights these verification challenges by discussing the results of a 2.2 GHz PLL LC-VCO, a 12-bit pipeline ADC, and an ultra-wideband transceiver.



Before you download the white paper, please sign our guest book

Please register or log in to view this white paper

Login

If you've already created an account with us, please login here



Lost your password?

Register

User Information




Contact Information

Mentor Graphics – Veloce Emulation Platform

8005 SW Boeckman Rd.
Wilsonville, OR, 97070
USA

tele: 1-503-685-8000
toll-free: 1-800-547-3000
sales_info@mentor.com
mentor.com