Featured Blogs

• Electrical Engineers Talk Tech

  

  Intel Movidius Empowers Mobile, Cloud-Free Artificial Intelligence

  AI is slowly finding its way to lower-end embedded hardware. For about $100 USD, it is now possible...

• Iconic Embedded

  

  Who is Taking Cybersecurity Seriously, and why You Should be Worried

  By Alan Grau, Icon Labs On a daily basis, I have the opportunity to interact with a wide range of companies...



• Blog Post: An out-of-the-box Internet of Things: building a seamless and secure smart home network  /  (TI E2E Community)

  The term “home network” has evolved to include products that work together seamlessly to provide both a smart and secure home experience. Inside the newest smart home products and talking home assistants is a much more intricate story, however. The home security space is fragmented at several levels, making interoperability...

• "Open IP example design" not using the requested HDL?  /  (Jason Andrews Blog)

  Hi, I'm generating some Ethernet IP on 2015.4 (10G Ethernet PCS/PMA (10GBASE-R/KR)), on two different computers. The xci requests Verilog output. On one computer, I actually get Verilog output. On the second computer, Vivado generates VHDL output, and modifies my xci to change the requested HDL from Verilog to VHDL....

• "Open IP example design" not using the requested HDL?  /  (Michael Jacobs Blog)

  Hi, I'm generating some Ethernet IP on 2015.4 (10G Ethernet PCS/PMA (10GBASE-R/KR)), on two different computers. The xci requests Verilog output. On one computer, I actually get Verilog output. On the second computer, Vivado generates VHDL output, and modifies my xci to change the requested HDL from Verilog to VHDL....

• "Open IP example design" not using the requested HDL?  /  (Jack Erickson's Blog)

  Hi, I'm generating some Ethernet IP on 2015.4 (10G Ethernet PCS/PMA (10GBASE-R/KR)), on two different computers. The xci requests Verilog output. On one computer, I actually get Verilog output. On the second computer, Vivado generates VHDL output, and modifies my xci to change the requested HDL from Verilog to VHDL....

more