On-chip Networks Optimize Shared Memory for Multicore SoCs

Performance of multicore SoCs is often dominated by external DRAM access, particularly in digital consumer devices running high quality video and graphics applications. Increasing core counts and newer DRAMs make the problems much more difficult. This article covers optimization of the on-chip network and memory system to achieve the required system throughput.

Please register or log in to view this white paper


If you've already created an account with us, please login here

Lost your password?


User Information

Contact Information


2570 N. First Street
Suite 100
San Jose, CA, 95131

tele: 408 457 2800
info@sonicsinc.com; sales@sonicsinc.com