Power Architecture®

Multicore Expo

San Jose, CA
April 26-29, 2010
http://www.multicore-expo.com/

Share and Enjoy:

This entry was posted on Thursday, November 12th, 2009 at 6:06 pm and is filed under Events.

Comments

Whitepaper on Stride and Prefetch feature in ISA 2.06

POWER stands for Performance Optimization with Enhanced RISC. Power architecture is synonymous with performance. Introduced by IBM in 1991, POWER1 was a superscalar design that implemented register renaming andout-of-order execution.

What is New in the Server Environment of Power ISA v2.06?

The Power ISA evolved out of IBM’s POWER and later PowerPC architectures. The first version of the Power ISA – v2.03, taken largely from PowerPC v2.02 and PowerPC Book E v1.9, was released in 2006.

Cell Processor Technical Specifications

The Cell/B.E.™ resource center is a good starting point for developers looking for information about IBM Cell/B.E. technology-based software.

End-use Applications for Multicore Processors: Freescale QorIQ™ Communications Platform P1, P2 and P4 Series

The newest processors in Freescale Semiconductor’s next-generation Multicore Communications Platform cover a range of applications, from low-end routers for small and medium businesses to complex network management. This paper provides details and diagrams for five example applications that can be enabled by Freescale’s QorIQ™ communications platform P1, P2 and P4 Series processors.

Hypervisors Thrive with Power Architecture

In concert with the inexorable demand for increasingly sophisticated functionality in embedded systems, semiconductor designers and systems software providers are creating novel methods to break through the recent flattening in Moore’s performance curve.